


LNA based on a current conveyor

The main goal here is to find a way to impose a well-defined input impedance without the noise associated to a physical resistor leading as we have seen before to a NF of 3dB without providing any RF gain.

An LNA based on a current conveyor is sketched below. It is formed with a gain stage M1 loaded by R_L . A feedback path formed with M2 biased with a current source I_B operates as a voltage follower. Let's consider the input node V_{in} . How is its DC voltage defined? If $V_{in} = 0$, M1 is off and $V_{out} = V_{DD}$. This leads to a large current in M2 bigger than I_B (by proper design) which charges V_{in} and start pulling V_{out} at a lower voltage so that the R_L and M1 current are equal. M2 forms thus a negative feedback path setting the DC voltage level V_{in} so that M1 exactly sinks the R_L current. V_{in} is thus close to M1 threshold voltage depending on its sizing.

Any deviation of V_{in} , e.g. positive increases the current of M1, lowering V_{out} thus the current delivered by M2 forcing the circuit to retrieve the equilibrium point. Conversely a negative step on V_{in} reduces M1 current leading to a V_{out} raise injecting in turn more current into V_{in} .

V_{out} DC voltage is set by M2 since its V_{GS} voltage difference must ensure that M2 exactly delivers I_B . If M2 substrate is at VSS, V_{out} is close to $V_{TN_{M1}} + n \cdot V_{TN_{M2}}$, $n \sim 1.3$ being the MOS slope factor. A local bulk connection eliminates the substrate effect. The minimum voltage to operate such a structure is hence $2 \cdot V_{TN} + R_L \cdot I_{M1}$.



Solving the DC current is interesting to gain insights into the circuit but there are quite a few parameters. It's easier to go directly to the small signal AC analysis with g_{m1} and g_{m2} and g_{mS} and R_L (I_B is an open circuit in AC). If you neglect all caps, you get a feeling on how the circuit behaves to applied perturbations either at V_{IN} or V_{OUT} (e.g. through a large coupling cap).

Intuitively solving for DC you may start as follow: As a first guess, you might consider that V_{IN} is close to V_T ($I_C=1$) and since this is the source voltage of M2, V_{OUT} is $V_T + n \cdot V_T$. Choosing VDD hence gives the current in R_L . Then you may solve iteratively the two non-linear equations of V_{IN} ; V_{OUT} . But for now, we have no idea on how to split the currents among the two branches and size the transistors.

Deriving the Kirchhoff equations

Let's neglect the RF input for now and consider only the rightmost circuit part.

The circuit has two nodes that we call V_{in} and V_{out} (V_o in the equations). For each node we may write that the sum of all small signal currents should be 0. We have thus to find the coefficients a , b , c , d of the following matrix:

$$\begin{pmatrix} 0 \\ 0 \end{pmatrix} = \begin{pmatrix} a & b \\ c & d \end{pmatrix} \cdot \begin{pmatrix} V_{IN} \\ V_O \end{pmatrix}$$

By definition, a current entering a device is given the positive sign and vice versa. In AC all voltage source are shorted so VDD is equivalent to GND and all components are in parallel (conductance and susceptance may simply be added).

- 1) Find the a b c d coefficients (you may neglect caps for all questions below, consider that $g_{m2}=g_{m1}$ to simplify things and develop your intuitions, then add the n factor, $1/g_{ds}$ is likely greater than R_L hence the former could be neglected)
- 2) Consider the V_o and V_{in} nodes and calculate V_o/V_{in} and V_{in}/V_o with the appropriate above equation (1 at a time !) to understand how the circuit work. In other words how a small perturbation on V_{out} or V_{in} affects V_{in} or V_{out} in open loop mode
- 3) Compute the circuit input impedance by injecting a parametric current I_{in} at the input node and determine the input matching conditions
- 4) Similarly compute the output impedance
- 5) Compute the transimpedance gain of the circuit from I_{in} to V_{out}
- 6) Compute the input referred noise and the output one.
- 7) Assuming input match, calculate the voltage tranfer function from V_S to V_{OUT}
- 8) You may know include R_S into the set of equations and recalculate the output impedance
- 9) With R_s (thus the modified equations set) calculate the noise factor F of the circuit assuming that the input matching is satisfied to simplify your solution